In this work, low thermal-mass LEDs (LTM-LEDs) were developed and demonstrated in flip-chip configuration, studying both experimentally and theoretically the enhanced electrical and optical characteristics and the limits. LTM-LED chips in 25 × 25 μm 2 , 50 × 50 μm 2 , 100 × 100 μm 2 and 200 × 200 μm 2 mesa sizes were fabricated and comparatively investigated. Here it was revealed that both the electrical and optical properties are improved by the decreasing chip size due to the reduced thermal mass. With a smaller chip size (from 200 μm to 50 μm), the device generally presents higher current density against the bias and higher power density against the current density. However, the 25 × 25 μm 2 device behaves differently, limited by the fabrication margin limit of 10 μm. The underneath mechanisms of these observations are uncovered, and furthermore, based on the device model, it is proven that for a specific flipchip fabrication process, the ideal size for LTM-LEDs with optimal power density performance can be identified.
Introduction
InGaN/GaN light-emitting diodes (LEDs) are playing an important role in many fields including artificial lighting [1] [2] [3] [4] [5] [6] , displays [5, 7, 8] , communications [9] , [10] [16] even when operating at higher current densities, which make them unsuitable for the applications that require high current densities, high power densities and high speed operation. Therefore, smaller sized LEDs have been proposed, which are deemed more appropriate for such applications including micro-displays [19] and visible communications [10] , which typically need the LEDs to operate in the current density range beyond 1,000A/cm 2 . To understand why smaller-sized LEDs can sustain higher current densities and deliver higher power densities, LEDs of different sizes were previously reported [20] .
In the fabricating process of both conventional and micro-sized LEDs, it is important to prevent surface recombination on the mesa sidewalls, and the current spreading layer should therefore be made smaller than the P-GaN mesa [16] , [17] , [21] . Nominally, P-contact area is used as the LED effective area to calculate the current density and power density. However, it is reported that the current will not stop at the edge of the spreading layer, and instead will decrease exponentially away from the edge of the P-contact [17] . As a result, the mesa area around the P-contacts, which is not covered by the metal-contact, will also emit light, even though not as strong as the covered area. Therefore, there exists a deviation from the effective area. This deviation will become even larger when the size of the LEDs decreases to several tens of micrometers. On the other hand, as a conductive path, the distance between the Ncontact and the LED mesa has a big influence on the current spreading and output power of the LEDs, especially for the smaller sized LEDs [17] . This will place a constraint limiting the potential improvement achievable with the size effect. However, previous works did not study these issues or report the limits.
In this work, we developed and comparatively studied LTM-LEDs with their mesa area varied from 200 × 200 μm 2 down to 25 × 25 μm 2 in flip-chip configuration. To make a fair comparison between the different sizes of the LEDs, we purposely keep the distance between the N-pad and the LED mesa a constant. Also, we take the mesa area (instead of the P-contact area) as the effective area for the calculation of the current density and power density, which is more meaningful and accurate for the assessment of the smaller sized LEDs. The revaluation of the size-dependent electrical and optical properties of the LTM-LEDs is carefully studied here, which is found to help to identify the optimized size of the LTM-LEDs for the high-power density and for high-speed applications.
Experiments
The LED epitaxial wafers used in this work were grown on c-plane sapphire substrates by metal-organic chemical vapor deposition (MOCVD) system. Trimethylgallium (TMGa), trimethylindium (TMIn), trimethylaluminum (TMAl), and ammonia (NH 3 ) were used as Ga, In, Al and N precursors, respectively. First, a 3 μm thick unintentionally doped GaN was grown, and then followed by a 5.5 μm thick N-doped GaN (doping concentration≈5 × 10 18 /cm 3 ), in which silane (SiH 4 ) was used as the dopant source. Then, eight pairs of In 0.15 Ga 0.85 N/GaN (3nm/12nm thick) multiple quantum wells (MQWs) were grown. Next, a 20 nm thick P-doped Al 0.15 Ga 0.85 N electron blocking layer (EBL) was utilized to suppress the excess electron overflow into the P-GaN region. Finally, a 200 nm thick P-doped GaN (doping concentration≈3 × 10 17 /cm 3 ) was grown as the hole source layer. The p-type conductivity of the EBL and the hole source layer was realized by Mg doping where Bis(cyclopentadienyl)magnesium (Cp2Mg) was used as the Mg precursor.
Following the MOCVD growth, the LED wafers were fabricated into flip-chip LED devices using standard micro fabrication techniques. Mesa areas in four different sizes of 25 × 25 μm Ti/Au (30 nm/1000 nm thick) metal layers were deposited by an e-beam evaporation as the P-and Ncontact pads. The current-voltage characteristics of the LED chips were measured using a LED tester (M2442S-9A Quatek Group) and the optical output power was measured by an integrating sphere attached to an Ocean Optics spectrometer (QE65000).
To understand the underlying physics, numerical modeling was performed to reveal the effect of the mesa size on the electrical and optical characteristics. In our simulations, we H is the thickness of N-GaN after mesa etching. T is the mesa depth which includes the P-GaN, the MQWs and part of the N-GaN. In our devices, L 0 , H and T are fixed for all these four LEDs with different sizes. To facilitate the analysis, we further simplified the equivalent circuit as shown in Fig. 2(b) , in which R 1 denotes the resistance along the vertical direction from the p-current spreading layer to the N-GaN and R 2 denotes the resistance corresponding to L 0 . The current horizontally flowing along the N-GaN can be divided into m sub-paths, and r k is the resistance corresponding to L k where k = 1, 2, …, m-1 and m, in which m is infinity. As we know, for a fixed bias voltage, the higher the resistance is, the lower the current is. Based on the above analysis, the current density is heavily influenced by L. Therefore we use the above model to deduce the relationship between the current density J and L.
First, we deduce the resistance R 1 , r k and R 2 between the P-Pad and the N-pad.
where S 1 = L 2 is the mesa area, S 2 = L × H, T = T i and i refers to individual epitaxial layers, including P-GaN, MQW, and part of N-GaN. Based on Eq. (1), (2), and (3) we can obtain the current density component J k : 
Here, J ave is the current density in our experiments and simulations. Equation (5) Using the parameters above, the relationship between the current density and the mesa length (J-L) is presented in Fig. 3(a) . Although R 0 has an influence on the absolute value of J, it will not change the trend of this relationship. From Fig. 3(a) , it can be seen that J decreases with increasing L. That is to say, the smaller the size is, the higher the current density is. This well matches the previously reported results [20] and our observations in Fig. 1 . As it is well known that the N-pad and the mesa have to be separated to prevent the side-wall current leakage. The distance L 0 between the N-pad and the mesa is an important parameter to be optimized as it also affects the characteristics of the current density as shown in Fig. 3(b) . It can be seen from Fig. 3(b) that with the increasing L 0 , the current density J will decrease. This is because the resistance from N-pad to P-pad is increasing with L 0 . Therefore, L 0 has to be optimized to fulfill the requirement of both preventing current leakage and increasing the current density. It is worth noting that the J-V improvement in Fig. 1 is less significant when the chip size is further scaled down from 50 × 50 μm 2 to 25 × 25 μm 2 . This is different from the previously reported results [20] , where the J-V is improved consistently even when the chip size is smaller than 50 × 50 μm 2 . The reason for this difference is that the P-contact area was used as the LED effective area to calculate the current density in the previous reports while in our results the mesa area was used. Therefore, due to the fact that the P-contact area is always smaller than the mesa area (the edge of the mesa is not covered by the metal layer), there is a limit on the current density improvement with the decreasing device size and an optimal mesa size should exist and can be found out through numerical simulations. A further detailed discussion in this report will be conducted later. Figures 4(a) and 4(b) show the experimentally measured and numerically simulated power density-current density (PD-J) diagrams of the LTM-LEDs of different sizes, respectively. The simulated PD-J characteristics of the studied chips exhibit the same trend with the experimental ones. It can be seen that the power density is increasing initially with the increasing current density and then starts saturating and decreasing after reaching a peak point as the current density further increases for the devices of 200 × 200 μm 2 , 100 × 100 μm 2 and 50 × 50 μm 2 . More importantly, the power density of the smaller chips is always larger than that of the larger chips in the whole current density range and the peak power density of the smaller chips is much larger than that of the larger chips at much larger current density. These characteristics of PD-J of the different sized chips show that the smaller chips are much superior when operating at high current density and delivering high power density. The reason behind this is the low thermal mass of the smaller chips, storing less heat. As the LTM-LED size decreases, r k will become smaller. Accordingly, the heat generated by the additional r k is I 2 r k t. This decreased resistance will generate less Joule heat, which is the main reason for low thermal effect of the smaller chips. The external quantum efficiency (EQE) of the LEDs is adversely affected by the heat generated in the devices [28] . Since much less heat is generated in the LTM-LED chips, the EQE is preserved well even at high current density, and therefore a much improved power density is realized in the LTM-LEDs. It should be noted in Figs. 4(a) and (b) that as the chip size further scales down from 50 × 50 μm 2 to 25 × 25 μm 2 , the power density performance starts to degrade. This phenomenon can be explained by the difference of the areas of the current spreading layer and the mesa. As we have mentioned above that the side length of the current spreading layer is 10 μm shorter than that of the mesa, this means high resistance region exists in the margin area, which becomes critical in the very small device size. To find how the margin area affects the 25 × 25 μm 2 device, we put forward a model to analyze the structure. Figure 5(b) shows the schematic diagram of the circuit of the different current path ways between the current spreading layer and the mesa. R 1 is the resistance of the P-pad, which is made of metal, so the resistance is very small. R 2 is the resistance of P-GaN in the margin area. R 3 and R 4 are the resistance of PN junction, which is from P-GaN, through MQWs to N-GaN. R 5 and R 6 are the N-GaN resistance from point C to point B and point B to N-pad, for which the resistivity is much smaller than that of P-GaN. To compare the effect of the margin area, we select two current path ways from point A to point B. One includes the resistance of P-GaN in the margin area, and the other one is randomly selected just under the P contact area:  is the path through R 1 , R 2 and R 3 , including P-pad, the margin area and PN junction, which has the current value of I 1 ;  is the path through R 4 and R 5 , including PN junction and part of N-GaN, which has the current value of I 2 . If we consider the current ratio of  and :
From Eq. (6), we can see that when R 2 is much larger than R 1 , R 3 , R 4 and R 5. Therefore, I 1 will be much smaller than I 2 . This is the main reason for the similar current density vs. voltage behavior for the devices with the size of 25 × 25 μm 2 and 50 × 50 μm 2 . Due to the fabrication limitation that a margin area without the cover of current spreading layer is inevitable for a reliable device, with the decrease in the chip size, the current density improvement as a function of the voltage will be diminished. On the other hand, the ratio of the current spreading layer area to the mesa area for the 25 × 25 μm 2 device is 0.36, much smaller than that of 50 × 50 μm 2 device which is 0.64. The mesa area without the current spreading layer cover has much lower optical output power density due to the lower current density. Therefore, the ratio of the effective radiation area is smaller for the 25 × 25 μm 2 device. This leads to the degradation of the power density of the 25 × 25 μm 2 device compared to that of the 50 × 50 μm 2 size one.
Conclusions
In conclusion, the size effect and the fabrication limitation of LTM-LEDs have been experimentally and theoretically studied and understood. Both experimental and numerical results show that there exists an optimal mesa size for the current density and power density performance of the LTM-LEDs with the mesa area different from the current spreading layer area. Based on this work, as a design rule of thumb for high current density and high power density LTM-LEDs, three key points can be listed: first, the current spreading layer size should be made as close as possible to the mesa size; second, an optimum mesa size should be determined according to the specific layer structures and the design layout; third, the N-pad should be made as close to the P-pad as possible before any severe current leakage happens.
